


# Session 10: Solid State Physics **MOSFET**

# Outline

---




1. I  
2.  
3.  
4.  
5.



- Ⓐ A
  - B
  - C
  - D
  - E
- Ⓕ F
  - G
- Ⓗ H
- Ⓛ I
- Ⓡ J


# MOSCap $\rightarrow$ MOSFET


1. I  
2.  
3.  
4.  
5.



Drift current flowing between 2 doped regions (“source” & “drain”) is modulated by varying the voltage on the “gate” electrode.

# MOSFET



1. I
  - 2.
  - 3.
  - 4.
  - 5.
- 



Intel's 32nm CMOSFETs


## Desired characteristics:

- High ON current
- Low OFF current




# N-channel vs. P-channel


1. I  
2.  
3.  
4.  
5.




**NMOS**




**PMOS**



- For current to flow,  $V_{GS} > V_T$
- Enhancement mode:  $V_T > 0$
- Depletion mode:  $V_T < 0$   
Transistor is ON when  $V_G=0V$




- For current to flow,  $V_{GS} < V_T$
- Enhancement mode:  $V_T < 0$
- Depletion mode:  $V_T > 0$   
Transistor is ON when  $V_G=0V$




# CMOS Devices and Circuits

1. I  
2.  
3.  
4.  
5.




## CIRCUIT SYMBOLS



N-channel  
MOSFET




P-channel  
MOSFET



## CMOS INVERTER CIRCUIT



## INVERTER LOGIC SYMBOL




- When  $V_G = V_{DD}$ , the NMOSFET is on and the PMOSFET is off.


When  $V_G = 0$ , the PMOSFET is on and the NMOSFET is off.

# “Pull-Down” and “Pull-Up” Devices

1. I  
2.  
3.  
4.  
5.




- In CMOS logic gates, NMOSFETs are used to connect the output to GND, whereas PMOSFETs are used to connect the output to VDD.
  - An NMOSFET functions as a ***pull-down device*** when it is turned on (gate voltage =  $V_{DD}$ )
  - A PMOSFET functions as a ***pull-up device*** when it is turned on (gate voltage =  $GND$ )




# CMOS NAND / NOR Gate


1. I  
2.  
3.  
4.  
5.



NAND






NOR



# Qualitative Theory of the NMOSFET




1. I
- 2.
- 3.
- 4.
- 5.




The potential barrier to electron flow from the source into the channel region is lowered by applying  $V_{GS} > V_T$

# Qualitative Theory of the NMOSFET

1. I
- 2.
- 3.
- 4.
- 5.



$V_{GS} > V_T \rightarrow$  Inversion-layer  
“channel” is formed





Electrons flow from the source to the drain by drift, when  $V_{DS} > 0$ . ( $I_{DS} > 0$ )

The channel potential ( $V_c(y)$ ) varies from  $V_S$  at the source end to  $V_D$  at the drain end.

# Qualitative Theory of the NMOSFET

1. I
- 2.
- 3.
- 4.
- 5.



$$V_{DS_{sat}} = V_{GS} - V_T$$





$V_{GS} > V_T \rightarrow$  Inversion-layer  
“channel” is formed

Electrons flow from the source to the drain by drift, when  $V_{DS} > 0$ . ( $I_{DS} > 0$ )


The channel potential ( $V_c(y)$ ) varies from  $V_S$  at the source end to  $V_D$  at the drain end.

# MOSFET I-V Curve

1. I  
2.  
3.  
4.  
5.




$$\begin{cases} V_c(0) = V_S \\ V_c(L) = V_D \end{cases}$$



$$V_T = V_{FB} + V_C(y) + 2\varphi_F + \frac{1}{C_{Ox}} \sqrt{2qN_A\epsilon_{Ox}(V_{CB} + 2\varphi_F)}$$

1. I  
2.  
3.  
4.  
5.



# MOSFET I-V Curve

$$V_T(y) = V_{FB} + V_C(y) + 2\varphi_F + \frac{1}{C_{Ox}} \sqrt{2qN_A\epsilon_{Ox}(V_{CB} + 2\varphi_F)}$$

$$Q_{inv} = -C_{Ox}(V_G - V_T(y))$$

$$Q_{inv} = -C_{Ox} \left( V_G - V_{FB} - V_C(y) - 2\varphi_F - \frac{Q_{depl}(y)}{C_{Ox}} \right)$$

$$Q_{depl}(y)$$

$$V_c(y)$$

$$\begin{cases} V_c(0) = V_S \\ V_c(L) = V_D \end{cases}$$


Depletion Region Approximation:

$$Q_{inv}(y) \quad \text{but} \quad Q_{depl}(y) \approx Q_{depl}(0)$$

$$Q_{depl}(y) \approx \sqrt{2qN_A\epsilon_{Ox}(V_{SB} + 2\varphi_F)}$$


$$Q_{inv} = -C_{Ox} \left( V_G - \underbrace{V_{FB} - V_S - 2\varphi_F - \frac{Q_{depl}(0)}{C_{Ox}}}_{V_T(0)} + V_s - V_C(y) \right)$$

$$Q_{inv}(y) = -C_{Ox}(V_G - V_T(0) + V_s - V_C(y))$$



# MOSFET I-V Curve

1. I
- 2.
- 3.
- 4.
- 5.



$$Q_{inv}(y) = -C_{Ox}(V_G - V_T(0) + V_s - V_c(y))$$

$$V_c(y)$$

Simply call  $V_T(0)$  as  $V_T$   $Q_{inv}(y) = -C_{Ox}(V_G - V_T + V_s - V_c(y))$

$$\begin{cases} V_c(0) = V_s \\ V_c(L) = V_D \end{cases}$$


$$dV_c(y) = I_{DS} \cdot dR = I_{DS} \frac{dy}{\sigma W t_{inv}} = \frac{I_{DS} dy}{(q \mu_{eff} n) W t_{inv}} = \underbrace{\frac{I_{DS} dy}{(q n t_{inv}) \mu_{eff} W}}_{-Q_{inv}(y) [C/cm^2]}$$

$$\int_0^L I_{DS} dy = \int_{V_s}^{V_D} -\mu_{eff} W Q_{inv}(y) dV_c$$

$$I_{DS} L = \mu_{eff} W \int_{V_s}^{V_D} [C_{Ox}(V_G - V_T + V_s - V_c(y))] dV_c$$


$$I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{1}{2} V_{DS}) V_{DS}$$

$$\left. \frac{\partial I_{DS}}{\partial V_{DS}} \right|_{V_{DS,sat}} = 0$$



# MOSFET I-V Curve

1. I



2.

3.


4.

5.

Linear

$$I_{DS} = \begin{cases} \frac{W}{L} \mu_{eff} C_{Ox} \left( V_{GS} - V_T - \frac{1}{2} V_{DS} \right) V_{DS} & V_{DS} < V_{DS_{sat}} \\ \frac{W}{2L} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2 & V_{DS} < V_{DS_{sat}} = V_{GS} - V_T \end{cases}$$


Saturation



$$\begin{aligned} R_{DS} &= \left( \frac{\partial I_{DS}}{\partial V_{DS}} \Big|_{V_{DS}=0} \right)^{-1} \\ &= \left( \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T) \right)^{-1} \end{aligned}$$

# Field-Effect Mobility, $\mu_{\text{eff}}$

1. I  
2.  
3.  
4.  
5.



Effective vertical electric field in the inversion layer for NMOS



## Scattering mechanisms:

- Coulombic scattering
- phonon scattering
- surface roughness scattering



Effective vertical electric field in the inversion layer for PMOS

# MOSFET Saturation Region of Operation

1. I
- 2.
- 3.
- 4.
- 5.



$$V_{DS_{sat}} = V_{GS} - V_T$$




As  $V_D$  is increased above  $V_G - V_T$ , the length  $\Delta L$  of the “pinch-off” region increases. The voltage applied across the inversion layer is always  $V_{DS_{sat}} = V_{GS} - V_T$ , and so the current saturates.

If  $\Delta L$  is significant compared to  $L$ , then  $I_{DS}$  will increase slightly with increasing  $V_{DS} > V_{DS_{sat}}$ , due to “channel-length modulation”

# “Square Law Theory”?

1. I  
2.  
3.  
4.  
5.



$$I_{DS} = \begin{cases} \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{1}{2}V_{DS}) V_{DS} & V_{DS} < V_{DS_{sat}} \\ \frac{W}{2L} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2 & V_{DS} > V_{DS_{sat}} \end{cases}$$

$$\begin{aligned} & V_{DS} < V_{DS_{sat}} && \text{Linear} \\ & V_{DS} > V_{DS_{sat}} = V_{GS} - V_T && \text{Saturation} \end{aligned}$$

Depletion Region Approximation:

$$Q_{inv}(y) \quad \text{but} \quad Q_{depl}(y) \approx Q_{depl}(0)$$

$$Q_{depl}(y) \approx \sqrt{2qN_A\epsilon_{Ox}(V_{SB} + 2\varphi_F)}$$


$$V_T(y) = V_{FB} + V_C(y) + 2\varphi_F + \frac{1}{C_{Ox}} \sqrt{2qN_A\epsilon_{Ox}(V_{CB} + 2\varphi_F)} = Q_{depl}(y)$$

$$Q_{inv}(y) = -C_{Ox}(V_G - V_T(0) + V_s - V_C(y))$$



$$Q_{depl}(y) > Q_{depl}(0)$$

$$V_T(y) > V_T(0)$$

$$Q'_{inv}(y) < Q_{inv}(y)$$



# Modified (Bulk-Charge) I-V Model




Bulk charge factor

$$m = 1 + \frac{C_{dep}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T}$$

Typically  $1.1 < m < 1.4$

Linear $V_{DS} < V_G - V_T$ $I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{1}{2}V_{DS}) V_{DS}$	Linear $V_{DS} < \frac{1}{m} (V_G - V_T)$ $I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{m}{2}V_{DS}) V_{DS}$
Saturation $V_{DS} > V_G - V_T$	
$I_{DS} = \frac{W}{2L} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2$	
Saturation $V_{DS} > \frac{1}{m} (V_G - V_T)$	
$I_{DS} = \frac{W}{2mL} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2$	

1. I  
2.  
3.  
4.  
5.



# The Body Effect

---

Note that  $V_T$  is a function of  $V_{SB}$ :

$$V_T = V_{FB} + 2\varphi_F + \frac{1}{C_{ox}} \sqrt{2qN_A\epsilon_{ox}(V_{SB} + 2\varphi_F)}$$

$$V_T = V_{T0} + \frac{1}{C_{ox}} \sqrt{2qN_A\epsilon_{ox}} \left( \sqrt{(V_{SB} + 2\varphi_F)} - \sqrt{2\varphi_F} \right)$$

$$= V_{T0} + \gamma \left( \sqrt{(V_{SB} + 2\varphi_F)} - \sqrt{2\varphi_F} \right)$$


$$\gamma = \frac{1}{C_{ox}} \sqrt{2qN_A\epsilon_{ox}}$$

where  $\gamma$  is the *body effect parameter*


When the source-body pn junction is reverse-biased,  $|V_T|$  is increased. Usually, we want to minimize  $g$  so that  $I_{Dsat}$  will be the same for all transistors in a circuit.

# The Body Effect

1. I
- 2.
- 3.
- 4.
- 5.



NAND



A	B	F
0	0	1
0	1	1
(*) 1	0	1
1	1	0

$$V_A = V_{DD}$$


$$V_B = 0$$

$$V_{(1)} = V_{DD}$$

$$V_{T_a} > V_{T_b}$$

# $\lambda$ : Channel Length Modulation Parameter

1. I  
2.  
3.  
4.  
5.




$$I_{D_{sat}} \propto \frac{1}{L - \Delta L} = \frac{1}{L} \left( 1 + \frac{\Delta L}{L} \right)$$

$$\Delta L \propto V_{DS} - V_{DS_{sat}}$$


$$\frac{\Delta L}{L} \propto \lambda(V_{DS} - V_{DS_{sat}})$$

$$\lambda \sim \frac{1}{L}$$


$$I_{DS} = \frac{W}{2mL} \mu_{eff} C_{ox} (V_{GS} - V_T)^2 \left( 1 + \lambda(V_{DS} - V_{DS_{sat}}) \right)$$



1. I  
2.  
3.  
4.  
5.



# MOSFET: Small Signal Model








$$g_m = \frac{W}{2mL} \mu_{eff} C_{Ox} (V_{GS} - V_T)$$

$$g_d = \lambda I_{Dsat}$$

cut-off frequency:



$$f_{max} \nearrow \rightarrow \frac{g_m}{2\pi C_{Ox}} \propto \frac{1}{L} \searrow$$

# Sub-Threshold Current



# Sub-Threshold Current

1. I
- 2.
- 3.
- 4.
- 5.



Similarly:



$$m = 1 + \frac{C_{depl}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T}$$

$$V_c = \frac{C_{Ox}}{C_{Ox} + C_{depl}} V_{GB}$$

$$I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (m - 1) \left( \frac{kT}{q} \right)^2 e^{q(V_G - V_T)/mkT} (1 - e^{-qV_{DS}/kT})$$


$$S = \left( \frac{d \log_{10} I_{DS}}{dV_{GS}} \right)^{-1} = \underbrace{\frac{kT}{q} \ln 10}_{60 \text{ mV}} \left( 1 + \frac{C_{depl}}{C_{Ox}} \right)$$

$$m \downarrow \begin{cases} N_A \downarrow \Rightarrow C_{depl} \downarrow \Rightarrow \text{retrograde} \\ t_{Ox} \downarrow \Rightarrow C_{Ox} \uparrow \\ T \downarrow \quad (\text{low-temperature}) \end{cases}$$




# P-Channel MOSFET

1. I
- 2.
- 3.
- 4.
- 5.





- ◎ The PMOSFET turns on when  $V_{GS} < V_T$ 
  - Holes flow from SOURCE to DRAIN  
⇒ DRAIN is biased at a *lower* potential than the SOURCE



- $V_{DS} < 0$
- $I_{DS} < 0$
- $|I_{DS}|$  increases with
  - $|V_{GS} - V_T|$
  - $|V_{DS}|$  (linear region)

- ◎ In a CMOS technology, the PMOS & NMOS threshold voltages are usually symmetric about 0, i.e.  $V_{Tp} = -V_{Tn}$

# PMOSFET I-V



Linear       $0 < |V_{DS}| < \frac{|V_G - V_T|}{m}$

$$I_{DS} = -\frac{W}{L} \mu_{eff} C_{Ox} \left( V_{GS} - V_{Tp} - \frac{m}{2} V_{DS} \right) V_{DS}$$

bulk-charge factor


Saturation       $|V_{DS}| > \frac{|V_G - V_T|}{m}$

$$m = 1 + \frac{C_{depl}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T}$$


$$I_{DS} = I_{Dsat} = -\frac{W}{2mL} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2$$

# CMOS Inverter: Intuitive Perspective

1. I
- 2.
- 3.
- 4.
- 5.




CIRCUIT




Low static power consumption, since  
one MOSFET is always off in steady state

SWITCH MODELS





$$V_{IN} = V_{DD}$$



$$V_{IN} = 0V$$



# Voltage Transfer Characteristic

1. I  
2.  
3.  
4.  
5.




# CMOS Inverter Load-Line Analysis

1. I  
2.  
3.  
4.  
5.



# Load-Line Analysis: Region A

1. I  
2.  
3.  
4.  
5.




$$I_{Dn} = -I_{Dp}$$

$$V_{IN} \leq V_{TN}$$




0

0



# Load-Line Analysis: Region B


1. I  
2.  
3.  
4.  
5.



$$I_{Dn} = -I_{Dp}$$




$$V_{DD}/2 > V_{IN} > V_{TN}$$



# Load-Line Analysis: Region D


1. I  
2.  
3.  
4.  
5.



$$I_{Dn} = -I_{Dp}$$





$$V_{DD} - |V_{Tp}| > V_{IN} > V_{DD}/2$$



$$V_{OUT} = V_{DSn}$$


# Load-Line Analysis: Region E

1. I  
2.  
3.  
4.  
5.



# MOSFET Scaling

1. I
- 2.
- 3.
- 4.
- 5.



MOSFETs have been steadily miniaturized over time

1970s: ~ 10 mm

Today: ~30 nm


Reasons:

Improved circuit operating speed

Increased device density --> lower cost per function

As MOSFET lateral dimensions (e.g. channel length  $L$ ) are reduced:


- $I_{Dsat}$  increases → decreased effective “ $R$ ”
- gate and junction areas decrease → decreased load “ $C$ ”  
→ faster charging/discharging (*i.e.*  $t_d$  is decreased)



Intrinsic Delay

$$\tau = \frac{C_{Ox} V_{DD}}{I_{ON}}$$

# Velocity Saturation



Velocity saturation limits  $I_{D\text{sat}}$  in sub-micron MOSFETs


Simple model:

$$v = \begin{cases} \frac{\mu \mathcal{E}}{1 + \frac{\mathcal{E}}{\mathcal{E}_{sat}}} & \text{for } \mathcal{E} < \mathcal{E}_{sat} \\ v_{sat} & \text{for } \mathcal{E} \geq \mathcal{E}_{sat} \end{cases}$$

$$\mu \mathcal{E}_{sat} = 2v_{sat}$$


$$v_{sat} = \begin{cases} 8 \times 10^6 \text{ cm/s} & \text{for } e^- \text{ in Si} \\ 6 \times 10^6 \text{ cm/s} & \text{for } h^+ \text{ in Si} \end{cases}$$

If  $\mathcal{E} < \mathcal{E}_{sat}$ :  $\mu \mapsto \frac{\mu}{1 + \frac{\mathcal{E}}{\mathcal{E}_{sat}}}$



# MOSFET I-V with Velocity Saturation

1. I
- 2.
- 3.
- 4.
- 5.



In linear region:

$$\mu \mapsto \frac{\mu}{1 + \frac{\varepsilon}{\varepsilon_{sat}}} \quad I_D = \frac{W}{L} \frac{\mu_{eff} C_{ox}}{1 + \frac{V_{DS}}{L\varepsilon_{sat}}} (V_{GS} - V_T - \frac{m}{2}V_{DS}) V_{DS} = \frac{I_{D, Long Channel}}{1 + \frac{V_{DS}}{L\varepsilon_{sat}}}$$

MOSFET is Long channel if  $L\varepsilon_{sat} \gg V_{GS} - V_T$

$$\frac{1}{V_{Dsat}} = \frac{m}{V_{GS} - V_T} + \frac{1}{L\varepsilon_{sat}}$$

$$V_{GS} = 1.8 \text{ V}, t_{ox} = 3 \text{ nm}, \\ V_T = 0.25 \text{ V}, W/T = 45 \text{ nm}$$


$$\mu_{eff} = 200 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}, m = 1 + 3T_{oxe}/W_T = 1.2 \\ \varepsilon_{sat} = 2v_{sat} / \mu_{eff} = 8 \times 10^4 \text{ V/cm}$$

$$L = 10 \mu\text{m} \rightarrow V_{Dsat} = 1.3 \text{ V}$$

$$L = 1 \mu\text{m} \rightarrow V_{Dsat} = 1.1 \text{ V}$$


$$L = 100 \text{ nm} \rightarrow V_{Dsat} = 0.5 \text{ V}$$

$$L = 30 \text{ nm} \rightarrow V_{Dsat} = 0.2 \text{ V}$$



# $I_{Dsat}$ with Velocity Saturation

1. I
- 2.
- 3.
- 4.
- 5.



In saturation region:

$$V_{DS} \mapsto V_{GS} - V_T \quad I_{Dsat} = \frac{W}{2mL} \frac{\mu_{eff} C_{Ox}}{1 + \frac{V_{GS} - V_T}{L\mathcal{E}_{sat}}} (V_{GS} - V_T)^2 = \frac{I_{Dsat Long Channel}}{1 + \frac{V_{GS} - V_T}{L\mathcal{E}_{sat}}}$$

Very short channel length:  $L\mathcal{E}_{sat} \ll V_{GS} - V_T$



$$I_{Dsat} = \frac{W}{2m} \mu_{eff} \mathcal{E}_{sat} C_{Ox} (V_{GS} - V_T) = \frac{W}{m} v_{sat} C_{Ox} (V_{GS} - V_T)$$

- $I_{Dsat}$  is proportional to  $V_{GS} - V_T$  rather than  $(V_{GS} - V_T)^2$
- $I_{Dsat}$  is not dependent on  $L$  ☹

To improve modern MOSFETs:  $I_{ON} \nearrow$   $C_{Ox} \nearrow$  high-k dielectric  
 $v_{sat} \nearrow$  strained Si

# Short- vs. Long-Channel NMOSFET

1. I  
2.  
3.  
4.  
5.




## Short-channel NMOSFET:

- $I_{D\text{sat}}$  is proportional to  $V_{GS} - V_{Th}$  rather than  $(V_{GS} - V_{Th})^2$
- $V_{D\text{sat}}$  is lower than for long-channel MOSFET
- Channel-length modulation is apparent

# Velocity Overshoot


---

1. I
- 2.
- 3.
- 4.
- 5.




When  $L$  is comparable to or less than the mean free path, some of the electrons travel through the channel without experiencing a single scattering event  
→ projectile-like motion (“ballistic transport”)

# The Short Channel Effect (SCE)



“ $V_T$  roll-off”


$|V_T|$  decreases with L  
Effect is exacerbated by  
high values of  $|V_{DS}|$



This effect is undesirable (i.e. we want to minimize it!) because circuit designers would like  $V_T$  to be invariant with transistor dimensions and bias condition

# Qualitative Explanation of SCE



1. I
- 2.
- 3.
- 4.
- 5.



Before an inversion layer forms beneath the gate, the surface of the Si underneath the gate must be depleted (to a depth  $W_T$ )



The source & drain pn junctions assist in depleting the Si underneath the gate. Portions of the depletion charge in the channel region are balanced by charge in S/D regions, rather than by charge on the gate. Less gate charge is required to invert the semiconductor surface (i.e.  $|V_T|$  decreases)

$$\downarrow V_T = V_{FB} + 2\varphi_F + \frac{Q_{depl}}{C_{Ox}}$$



# $V_T$ Roll-Off: First-Order Model

1. I
- 2.
- 3.
- 4.
- 5.



$$V_T = V_{FB} + 2\varphi_F + \frac{Q_{depl}}{C_{Ox}}$$

$$\Delta V_T \equiv |V_T| - |V_{T Long\ channel}|$$

$$\Delta V_T \propto \frac{qN_A}{C_{Ox}} W_T \left( 1 - \frac{L + L'}{2L} \right)$$

$$L' = L - 2r_j \left[ \sqrt{1 + \frac{2W_T}{r_j}} - 1 \right] \quad \rightarrow \quad \Delta V_T = \frac{-qN_A W_T r_j}{C_{Ox} L} \left[ \sqrt{1 + \frac{2W_T}{r_j}} - 1 \right]$$


Minimize  $\Delta V_T$  by

- reducing  $t_{Ox}$
- reducing  $r_j$
- increasing  $N_A$  (trade-offs: degraded  $\mu_{eff}, m$ )

**MOSFET vertical dimensions should be scaled along with horizontal dimensions!**


# MOSFET Scaling: Constant-Field Approach

1. I
- 2.
- 3.
- 4.
- 5.




MOSFET dimensions and the operating voltage ( $V_{DD}$ ) each are scaled by the same factor  $k > 1$ , so that the electric field remains unchanged.

Original device




Scaled device




# Constant-Field Scaling Benefits

1. I
- 2.
- 3.
- 4.
- 5.



	Parameter	Multiplication factor ( $k > 1$ )
Scaling assumptions	Device dimensions ( $t_{ox}, L, W, r_j$ )	$1/k$
	Doping concentration ( $N_A, N_D$ )	$k$
	Voltage ( $V$ )	$1/k$
Derived scaling behavior of device parameters	Electric field ( $\mathcal{E}$ )	1
	Carrier velocity ( $v$ )	1
	Depletion-layer width ( $W_D$ )	$1/k$
	Capacitance ( $C = \epsilon A/t$ )	$1/k$
	Inversion charge density ( $Q_{inv}$ )	1
	Current drift ( $I$ )	$1/k$
	Channel resistance ( $R_{ch}$ )	1
Derived scaling behavior of circuit parameters	Circuit delay time ( $\tau \sim CV/I$ )	$1/k$
	Power diss. per circuit ( $P \sim VI$ )	$1/k^2$
	Power-delay product per circuit ( $P\tau$ )	$1/k^3$
	Circuit density ( $\propto 1/A$ )	$k^2$
	Power density ( $P/A$ )	1

1. I
- 2.
- 3.
- 4.
- 5.




# Failure of Constant-Field Scaling

Since  $V_T$  cannot be scaled down aggressively, the operating voltage ( $V_{DD}$ ) has not been scaled down in proportion to the MOSFET channel length:

Feature Size ( $\mu m$ )	Power-Supply Voltage (V)	Gate Oxide Thickness ( $\text{\AA}$ )	Oxide Field ( $MV/cm$ )
2	5	350	104
1.2	5	250	2.0
0.8	5	180	2.8
0.5	3.3	120	2.8
0.35	3.3	100	3.3
0.25	2.5	70	3.6

# MOSFET Scaling: Generalized Approach


1. I  
2.  
3.  
4.  
5.



	Parameter	Multiplication factor ( $k > 1$ )		
Scaling assumptions	Device dimensions ( $t_{ox}, L, W, r_j$ ) Doping concentration ( $N_A, N_D$ ) Voltage ( $V$ )	$1/k$ $\alpha k$ $\alpha/k$		Electric field intensity increases by a factor $\alpha > 1$
Derived scaling behavior of device parameters	Electric field ( $\mathcal{E}$ ) Depletion-layer width ( $W_D$ ) Capacitance ( $C = \epsilon A/t$ ) Inversion charge density ( $Q_{inv}$ )  Carrier velocity ( $v$ ) Current drift ( $I$ )	$\alpha$ $1/k$ $1/k$ $\alpha$  $\alpha$ $\alpha^2/k$	Long ch.  Vel Sat.	$1/k$ $\alpha/k$  $1$
Derived scaling behavior of circuit parameters	Circuit delay time ( $\tau \sim CV/I$ ) Power diss. per circuit ( $P \sim VI$ ) Power-delay product per circuit ( $P\tau$ ) Circuit density ( $\propto 1/A$ ) Power density ( $P/A$ )	$1/\alpha k$ $\alpha^3/k^2$  $\alpha^2/k^3$  $\alpha^3$	$1/k$ $\alpha^2/k^2$ $k^2$  $\alpha^2$	



# Drain Induced Barrier Lowering (DIBL)

1. I
- 2.
- 3.
- 4.
- 5.



As the source and drain get closer, they become electrostatically coupled, so that the drain bias can affect the potential barrier to carrier diffusion at the source junction

→  $V_T$  decreases (i.e. OFF state leakage current increases)





# Punchthrough

1. I
  - 2.
  - 3.
  - 4.
  - 5.
- 
- The diagram illustrates five stages of punchthrough in a MOSFET. Stage 1 shows a full depletion of the channel. Stage 2 shows a partial depletion. Stage 3 shows a narrow channel. Stage 4 shows a very narrow channel. Stage 5 shows a point where current can flow through the substrate, bypassing the channel, which is labeled as punchthrough.

A large drain bias can cause the drain-junction depletion region to merge with the source-junction depletion region, forming a sub-surface path for current conduction.


$$\rightarrow I_{D\text{sat}} \text{ increases rapidly with } V_{DS}$$

This can be mitigated by doping the semiconductor more heavily in the sub-surface region, i.e. using a “retrograde” doping profile.



# Source and Drain (S/D) Structure

1. I
- 2.
- 3.
- 4.
- 5.




To minimize the short channel effect and DIBL, we want shallow (small  $r_j$ ) S/D regions – but the parasitic resistance of these regions increases when  $r_j$  is reduced.

$$R_{source}, R_{drain} \propto \rho / Wr_j$$


where  $\rho$  = resistivity of the S/D regions

Shallow S/D “extensions” may be used to effectively reduce  $r_j$  with a relatively small increase in parasitic resistance



# $\mathcal{E}$ -Field Distribution Along the Channel

1. I
- 2.
- 3.
- 4.
- 5.



The lateral electric field peaks at the drain end of the channel.



$\mathcal{E}_{peak}$  can be as high as  $10^6$  V/cm

High E-field causes problems:


Damage to oxide interface & bulk

(trapped oxide charge  $\rightarrow V_T$  shift)

substrate current due to impact ionization:




1. I
- 2.
- 3.
- 4.
- 5.



# Lightly Doped Drain (LDD) Structure




Lower pn junction doping results in lower peak E-field

- ✓ “Hot-carrier” effects are reduced
- ✗ Parasitic resistance is increased



# Parasitic Source-Drain Resistance

1. I  
2.  
3.  
4.  
5.



For short-channel MOSFET,  
 $I_{Dsat0} \propto V_{GS} - V_T$ , so that

$$I_{Dsat} = \frac{I_{Dsat0}}{1 + \frac{I_{Dsat0}R_s}{V_{GS} - V_T}}$$


→  $I_{Dsat}$  is reduced by ~15% in a 0.1 mm MOSFET.

$V_{Dsat}$  is increased to  $V_{Dsat0} + I_{Dsat}(R_S + R_D)$

# Summary: MOSFET OFF State vs. ON State

---

1. I
- 2.
- 3.
- 4.
- 5.



OFF state ( $V_{GS} < V_T$ ):

- $I_{DS}$  is limited by the rate at which carriers diffuse across the source pn junction
- Minimum subthreshold swing S, and DIBL are issues

ON state ( $V_{GS} > V_T$ ):

- $I_{DS}$  is limited by the rate at which carriers drift across the channel
- Punchthrough is of concern at high drain bias
  - $I_{DSat}$  increases rapidly with  $V_{DS}$
- Parasitic resistances reduce drive current
  - source resistance  $R_S$  reduces effective  $V_{GS}$
  - source & drain resistances  $R_S$  &  $R_D$  reduce effective  $V_{DS}$