



Session 3: Solid State Devices

# Silicon on Insulator



# Outline

1. I
- 2.
- 3.
- 4.
- 5.



- ⊙ A
  - B
  - C
  - D
  - E
- ⊙ F
  - G
- ⊙ H
- ⊙ I
- ⊙ J



# Outline


1. I	□□□□□□□□
2.	□□□□□□□□□□
3.	□□□□□□□
4.	□□□□
5.	□□□□

● Ref: Taur and Ning



# SOI Technology

1. I
- 2.
- 3.
- 4.
- 5.



SOI materials: SIMOX, BESOI, and Smart Cut

SIMOX : Synthesis by IMplanted OXYgen.

- ☺ thickness uniformity of the thin SOI layer
- ☹ high defect densities in Si and SiO<sub>2</sub>

BESOI : Bond and Etch back



- ☺ Good crystalline quality
- ☹ thickness variation

Smart Cut: both ion implantation and bonding are used  
H<sub>2</sub> implantation



# SOI CMOS

1. I
- 2.
- 3.
- 4.
- 5.




schematic cross-section of SOI CMOS, with shallow trench isolation, dual polysilicon gates, and self-aligned silicide.

- ☺ Very low junction capacitance
- ☺ No body effect
- ☺ No latch-up
- ☺ Ease in scaling
- ☺ Simpler device isolation (denser)
- ☺ Compatible with conv. Si processing
- ☺ (Sometimes) fewer steps to fabricate
- ☺ Reduced leakage
- ☺ Soft error immunity
- ☹ Drain Current Overshoot
- ☹ kink effect
- ☹ floating body (History-dependent)
- ☹ Thickness control (fully depleted operation)
- ☹ Surface states



# Partially Depleted SOI MOSFETs

1. I
- 2.
- 3.
- 4.
- 5.



partially depleted (PD) : silicon film is thicker than the maximum gate depletion width and the devices exhibit floating-body effect

Fully depleted (FD) : silicon film is thin enough that the entire film is depleted before the threshold condition is reached

Floating-body effects:






Unique kink effect: impact ionization near the drain  
→ affect the device threshold voltage



practical switching: drain current overshoot.

(Even though floating-body effects tend to enhance circuit speed in certain conditions, the drain current overshoot (or undershoot) is history dependent)



# CMOS Latchup

- 1. I 
- 2. 
- 3. 
- 4. 
- 5. 





SOI : no parasitic bipolar device → no latch up



# Soft Errors in bulk CMOS

1. I	□□□□□□
2.	□□□□□□□□
3.	□□□□□□
4.	□□□□
5.	□□□□



## Alpha Particles

Sources:

- Cosmic Rays (aircraft electronics vulnerable)
- Decaying uranium and thorium impurities in integrated circuit interconnect

Generates electron-hole pairs in substrate:



- Excess carriers collected by diffusion terminals of transistors
- Can cause upset of state nodes – floating nodes, DRAM cells most vulnerable






# Denser Layout

1. I
- 2.
- 3.
- 4.
- 5.








Simpler isolation → smaller layout



memory cell implementation




# Electrical Anomalies

1. I 
2. 
3. 
4. 
5. 

Floating-body effect:  
Usually seen in Partially-Depleted devices.


As shown in figure, the MOS structure is accompanied by a parasitic bipolar device in parallel. The base of this device is 'floating'.



Kink Effect:  
Sudden discontinuity in drain current.  
Seen when the device is biased in the saturation region. The bipolar device is turned on.



Solution:

- Provide a body contact for the device.
- Use FD devices.



# Q? 1/f Noise in SOI NFET


- 1.
- 2.
- 3.
- 4.
- 5.



SOI offers 33% less noise than bulk.

# Performance Enhancement

1. |
- 2.
- 3.
- 4.
- 5.



**Table 5.4** Components of  $C_{in}$  and  $C_{out}$


Component	Input Capacitance (%)	Output Capacitance (%)
Intrinsic gate oxide capacitance	49	18
Overlap capacitance	51	26
Junction capacitance (nonfolded)	–	56

$$\tau = R_D(C_{out} + FO \times C_{in} + C_L)$$



# Fully Depleted SOI MOSFETs

- 1.
- 2.
- 3.
- 4.
- 5.



Floating-body effect can be largely avoided in FD SOI devices

the entire silicon film can be undoped because FD SOI MOSFETs scale by the silicon film thickness

$$m = 1 + \frac{C_{dep}}{C_{ox}} = 1 + \frac{3t_{ox}}{W_T} \approx 1$$

lower  $V_T$  (for the same off-current)  $\rightarrow$  lower supply voltages  $\rightarrow$  low power operation



To function properly:

$$L_{min} \sim 4.5(t_{si} + 3t_{ox}) \sim 0.5 L_{min}^{Bulk}$$



# Thin-Silicon SOI Bipolar

- 1.
- 2.
- 3.
- 4.
- 5.





Schematic cross section of a thin-silicon SOI SiGe-base bipolar transistor. The dotted arrows indicate the path of electrons from the emitter to the collector reach-through.



# Double-Gate MOSFETs



1.
2.
3.
4.
5.



$$L_{min} \sim 1.5(t_{si} + 2t_{ox})$$

# Multiple-Gate MOSFETs

- 1.
- 2.
- 3.
- 4.
- 5.



top view  
Quadruple-gate




top view  
Surrounding-gate





# Scaling Limits!

1. |
- 2.
- 3.
- 4.
- 5.





**Table 1.2** Characteristic scale length for thin film transistor architectures (From [9–12])

Device architecture	Scale length	Minimum channel length for $t_{Si} = 5$ nm, EOT = 0.8 nm
Single gate FDSOI	$\lambda = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{ox}} t_{Si} \left( t_{ox} + \frac{\epsilon_{ox}}{\epsilon_{Si}} \frac{t_{Si}}{2} \right)}$	22 nm
Double gate	$\lambda = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{ox}} \frac{t_{Si}}{2} \left( t_{ox} + \frac{\epsilon_{ox}}{\epsilon_{Si}} \frac{t_{Si}}{4} \right)}$	13 nm
Surrounding channel	$\lambda = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{ox}} \frac{t_{Si}}{4} \left( \frac{t_{Si}}{2} \ln \left( 1 + \frac{2t_{ox}}{t_{Si}} \right) + \frac{\epsilon_{ox}}{\epsilon_{Si}} \frac{t_{Si}}{4} \right)}$	9 nm



# DG SOI

1. I
- 2.
- 3.
- 4.
- 5.







Medici-predicted DIBL and subthreshold swing versus effective channel length for DG and bulk-silicon nFETs








# FINFET

1. I
- 2.
- 3.
- 4.
- 5.




# FINFET

1. I 
2. 
3. 
4. 
5. 

lightly p-doped substrate with a hard mask on top (e.g. silicon nitride) as well as a patterned resist layer





highly anisotropic etch process (height ~ 2.width)




oxide deposition with a high aspect ratio filling




oxide is planarized by chemical mechanical polishing



Another etch process is needed to recess the oxide film to form a lateral isolation of the fins



gate oxide is deposited via thermal oxidation





highly n+ doped poly silicon layer is deposited




# Q? Punch through in SOI


1. I
- 2.
- 3.
- 4.
- 5.



(a)



(b)



(c)



Surface charge influence on the depletion layer at the edge of a planar junction:

- (a) positive charge
- (b) zero charge
- (c) negative charge




# Strained Si

- 1. I
- 2.
- 3.
- 4.
- 5.








IEEE ED, Vol 25, pp 191.







$$\mu = \frac{q\tau}{m^*}$$




# Lattice Mismatch!

1. | 
2. 
3. 
4. 
5. 

## Cubic Lattice at Equilibrium


Ge	$\text{Si}_{1-x}\text{Ge}_x$	Si	$\beta\text{-SiC}$
			
$\frac{a}{a_{\text{Si}}} = 1.042$	$1 + 0.042 \cdot x$	1.0	0.802

## Pseudomorphically Grown Epitaxial Layers










Pseudomorphic epilayer under compression

Relaxed epilayer with dislocations








# Strained Si n-MOSFET


1. I 
2. 
3. 
4. 
5. 







# Strained Silicon in SOI

1. 
2. 
3. 
4. 
5. 






Peak electron mobility enhancement = 85%  
 Peak hole mobility enhancement = 50%



# SSOI vs. SOI

- 1.
- 2.
- 3.
- 4.
- 5.



Charge mobility enhancement of SSOI vs. SOI

# FINFET

1. I



2.



3.



4.



5.

